Abstract-A novel technique to profile the spatial distribution of interface and bulk traps in high-k gated MOSFETs from a low leakage charge pumping technique, has been demonstrated in nMOSFETs with high-k gate dielectric. Both interface traps (fast traps) and bulk traps (slow traps) show their respective impact on the device reliability. The spatial distribution of interface traps and high-k bulk traps in two dimensions can be separated. Applications to the understanding of the mechanisms in interface/bulk traps generation after PBTI stress have also been addressed.
I. Device Preparation
The devices were fabricated based on 90nm CMOS technology. High-k HfSiON film was deposited by ALD and with post-NH 3 annealing. An interfacial layer (SION) was formed prior to high-k deposition. Two different implanted halos were used for studying the reliability of these devices. Halo-2 has a lighter AMU than halo(1), as shown in Fig.1 . The tested devices have EOT= 10.2 Å with masked width/length = 10μm/0.09μm.
II. Results and Discussion

A. IFCP: A low leakage charge pumping technique
With reducing gate oxide thickness, I G increases, and thus CP current will include extra I G component. A low leakage IFCP (Incremental Frequency Charge Pumping) measurement [4] [5] has been applied in ultra-thin oxide(EOT<20A 0 ) to reduce I G leakage. Fig. 2 shows the schematic of IFCP. From the measured I CP with two frequencies, we take the difference of I CP currents of these two frequencies as the I CP at their difference frequency since I CP is proportional to f, in which the leakage current can be removed.
B. Characteristics of bulk(slow) and interface(fast) traps
As illustrated in Fig. 3 , the steps to separate the bulk trap, N bt, from N it , are as the following: 1. At a specified frequency, 100kHz as an example, we first take measurement for I CP, 5.1MHz and I CP, 5MHz . Then, we subtract these two I CP's . The net Icp can be considered to be the contribution from N it only. 2. In Fig. 3 , we choose two close frequencies corresponding to a position close to x, in the high-k. We measure I CP's for these 2 frequencies, which are subtracted with I CP in step 1. The net I CP becomes the contribution from N bt only. 3. Followed by taking the difference of I CP's at the above 2 frequencies, in which the DC leakage can be eliminated. 4. Based on the trapping formula in Fig. 3 , the depth profile of N bt inside the high-k can be determined. Fig. 4 shows the I CP results for a control oxide (SION) and high-k gate dielectric devices. The I CP is proportional for 500kHz, 1Mz, 2MHz measurements (left figure), while there is a loss of the linearity for high-k device(right figure). This nonlinearity is attributed to the bulk (slow) traps in high-k. Further shown in Fig. 5 , at high frequency, interface trap, N it , (fast trap) contributes to the I CP , while at low frequency, bulk trap, N bt , (slow trap) is dominant of I CP . The bulk trap will respond to low frequency such that trapping occurs with a longer time. Based on this feature, bulk trap distribution in the high-k can be determined by varying the frequency of the CP measurement. Results are shown in Fig. 6 , with N bt distribution away from the high-k/SION interface.
C. Applications to the reliability and PBTI studies
To explore further merits, various reliability and PBTI induced degradations were studied. By applying the above technique, the generated N it and N bt after the gate bias and PBTI stress were evaluated. The results of N bt distribution for two different bias stress conditions are shown in Fig. 7 and Fig. 8 respectively. Note that a negative stress induces the damage in the region near gate side, while the positive stress induces the damage in the region near substrate side. Fig. 9 shows the comparison of two stress effects for two splits, (a) and (b), respectively as a function of time. It can be seen that, for V G < 0 stress, the bulk trap is not obvious, while we see a large increase of bulk trap during the V G > 0 stress. Fig. 10 shows the interface trap generation for two splits, (a) and (b), respectively as a function of stress time. We can see that the N it generation is larger during gate injection. PBTI results are shown in Fig. 11 . Here, we see much larger N bt's were generated for halo-1 sample since this sample has larger amount of traps with a heavy implant. Also, it induces a larger N bt after PBTI stress. This can be verified from the three peaks of Gated-diode measurements [6] as shown in Fig. 12 . All these results can be explained from Figs. 13 (a) and (b) and summarized in Table 1 . In other words, during gate injection, high energetic electrons arrive at the anode and hole leads to interface generation. However, during substrate injection, the electrons are attracted toward the high-k dielectric and give rise to an injury of the gate dielectric.
In summary, IFCP measurement method, equipped with the trap separation technique, has been able to find a twodimensional spatial distribution of bulk (slow) and interface (fast) traps in high-k dielectric MOSFTEs. Both interface and bulk trap can be separated based on this technique. Applications to the understanding of interface/bulk traps generation after PBTI stress have been demonstrated. In particular, the depth profiling of N bt in the high-k is an essential tool to understand the high-k quality of nanoscale CMOS devices. (1) as shown, can determine the value of bulk traps, N ot , at a location x, in responding to a low frequency.
